SiC Power MOSFETs Gate-oxide reliability Robustness Wide bandgap SiC/SiO 2 interface Silicon Carbide (SiC) gate oxide reliability still remains a crucial issue and is amongst the important consideration factors when it comes to the implementation of SiC MOS-based devices within industrial power electronic applications. Recent studies have emerged assessing the gate oxide reliability of SiC MOSFETs. Such studies are needed in order to fully understand the properties of SiC/SiO 2 interface which is currently holding back the industry from fully utilising the superior features that SiC may offer. This paper aims to present experimental results showing the threshold voltage (V TH ) and gate leakage current (I GSS ) behaviour of SiC MOSFETs when subjected to pulsed-gate switching bias and drain-source bias stress at high temperature over time. The results obtained are then used to investigate the gate-oxide reliability of SiC MOSFETs. 2D TCAD static simulation results showing electric field distribution near the SiC/SiO 2 interface are also presented in this paper.
Introduction
Silicon carbide (SiC), a wide bandgap (WBG) semiconductor material, is an attractive base material for making power transistors due to its better physical properties than silicon (Si) and has the potential to overcome the limitations imposed by power devices made of Si base material. A wider bandgap of around 3 eV, an about ten times higher critical electric field and an about three times higher thermal conductivity are some of the remarkable physical properties that SiC possess which are of particular relevance for power electronic applications [1] .
The creation of metal oxide semiconductor (MOS) devices using SiC has been favoured compared to other WBG materials due to the presence of its stable native oxide (SiO 2 ). As the oxide grows, carbon (C) atoms present in SiC crystal need to be removed by transport through the oxide in the form of CO or CO 2 . It has not been possible to fully remove the C atoms and hence unreacted carbon atoms result in formation of clusters which consequently lead to traps (defects) at the SiO 2 -SiC interface. Currently, the density of interface states (D it ) at the SiC/SiO 2 interface is around 10 12 eV − 1 cm − 2 which is about two to three orders of magnitude higher than the comparatively matured Si/ SiO 2 interface [2] . As discussed in [2, 3] , formation of Si dangling bonds, C dangling bonds and Oxygen (O) vacancies along with formation of C clusters are some of the widely used explanations in literature behind the cause of high D it . Another drawback of having large D it is the reduced interface mobility in the channel due to coulomb scattering phenomenon.
The critical electric field for SiC material is around ten times higher than the Si material and is also much higher than the SiO 2 [4] . Also, SiO 2 has a drawback that it has lower dielectric constant which is two and a half times lower than that of the SiC material [5] . Due to the above-mentioned reasons, SiC MOS devices are required to be operated at a lower electric field than the SiC critical electrical field in order to avoid the premature breakdown of SiO 2 at the device surface. However, the gate oxide can be shielded from the high electric field within the semiconductor with help of an enhanced MOSFET structure [4] .
High temperature gate bias (HTGB) and high temperature reverse bias (HTRB) static tests are test standards widely used for reliability testing and semiconductor device qualification within the device manufacturing industry (see [6] , for instance).
Recent advancements in the SiC MOS fabrication technology has resulted in an increased commercial availability of SiC MOSFETs with various different voltage and current ratings from various different manufacturers [7] . Therefore, an in-depth study of the gate oxide reliability is necessary before the SiC MOSFETs can be widely utilised within industrial power electronic applications.
The work proposed in this paper extends our previous work on HTGB and HTRB static tests on SiC MOSFETs which looked at the V TH instability and I LEAK evolution [8] . This work aims to present results showing the behaviour of threshold voltage (V TH ) and gate leakage current (I GSS ) of SiC MOSFETs when subjected to pulsed-gate switching bias and drain-source bias stress at high temperature over time during transient operation of these devices. The proposed test setup was designed in order to apply pulsed-gate bias and drain-source bias stress simultaneously at elevated temperature as opposed to doing them separately. By doing this, SiC MOSFETs, widely used in high switching frequency and high temperature applications, are subjected to stress in a much more realistic environment highly desired for power electronic industrial applications. 2D TCAD simulations showing electric field distribution near the SiC/SiO 2 interface are also included prior to the experimental results.
SiC MOSFET structure
The half-cell structure of SiC Planar MOSFET is presented in Fig. 1 . Static 2D TCAD physical simulations were carried out in order to show that the electric field (E) distribution near the SiC-SiO 2 interface is much higher than in the drift region due to the difference in the dielectric constant of the oxide and the semiconductor as explained in the previous section. The simulations for electric field distributions near the SiC/SiO 2 interface for various test conditions are illustrated in Fig. 2 . As mentioned earlier, the different dielectric constants in SiC and SiO 2 is one of the limitations to using SiC at its maximum field withstand capability. Several studies have shown that the SiC devices can also be made with other dielectric materials to further enhance their performance [5, 9] .
The electric field distribution inside the gate oxide is very uniform for gate bias stress only as shown in Fig. 2b and c. The direction of the electric field would obviously be different depending on the polarity of the gate bias stress as shown. But on the other hand, for drain source bias (V DS = 600 V) in Fig. 2a , the electric field is maximum in the centre of the gate oxide and decreases towards the source as expected with decrease in the potential inside the JFET region.
In Fig. 2d , the electric field in the gate oxide is maximum near the N + source for V DS = 600 V and V GS = +20 V and it decreases towards the centre of the gate oxide. On the other hand, for V DS = 600 V and V GS = − 5 V, the electric field is the maximum in the middle of the gate oxide and it decreases towards the N + source as shown in Fig. 2e .
It is worth noting that the maximum net electric field in the gate oxide is higher for negative gate bias with drain source bias (Fig. 2e) as compared to the case with just the negative gate stress and no V DS (Fig. 2c) . This is because for the earlier case, the direction of electric field produced due to V DS = 600 V and V GS = − 5 V is positive from drain to gate and source to gate respectively. The opposite can be said for Fig. 2d since the direction of electric field due to V GS = 20 V and V DS = 600 V is positive from gate to source and positive from drain to gate respectively. Therefore, the net electric field in the centre of gate oxide is smaller.
Experimental methodology and test setup

Stress setup
The test circuit designed is a 2-level 3-phase inverter which is able to include six devices under test (DUTs) at a time. The DUTs are the latest generation commercially available 1200 V 36A rated TO-247 packaged SiC MOSFETs from CREE. The schematic of the implemented 3-phase inverter is shown in Fig. 3 . The inverter operates without any load in order to be able to observe the change in V TH and I GSS induced purely due to pulsed-gate bias and drain-source bias stress without any current conduction through the DUTs. Current conduction is undesirable as it would not only lead to unnecessarily heat up of devices, but could also have an impact on the monitored parameters. Therefore, to understand the true effect that pulsed-gate bias and the high electric field due to drain-source bias stress has on the V TH and I GSS , DUTs did not conduct any current. Fig. 4 shows the 3-phase inverter test circuit based on the circuit schematic in Fig. 3 . A double sided 4 oz copper PCB board was used as a power plane and the gate drivers were vertically mounted onto the power PCB directly without wires in order to avoid voltage overshoot by minimising parasitic inductance. The devices are tightly screw mounted onto the hotplate as shown in the zoom-up (see inset) in Fig. 4 .
The capacitor bank is rated at 900 V to allow (V IN ) characterisation up to 900 V and the DUTs were mounted horizontally onto the hotplate to allow characterisation at different case temperatures (T CASE ) up to 150°C. This is a common setup that is also used for other tests and hence such big capacitors were used.
An open loop pulse width modulation (PWM) control was implemented to control the switching sequence of 6 DUTs using an Altera FPGA board. In an ordinary 3-phase inverter, the gate signal of the two switches in one leg should be complementary with an insertion of dead-time between the commutations to avoid any shoot-through as illustrated in Fig. 5 . The switching commutation in each leg is also phaseshifted by 120°C but that is not really required here since there is no current conduction.
The switching frequency was 10 kHz (50 Hz sine modulating signal and 10 kHz triangular carrier signal) with a dead-time of 400 ns and a modulation index of 0.65. Dead-time of 400 ns was chosen since the devices are fast to turn ON and OFF with around 100 ns of rise and fall time respectively. Modulation index of 0.65 was chosen to represent industrial applications requiring 270 V sinusoidal rms output. The applied V GS was switched between +20 V and −5 V. The illustration of PWM scheme and the gate signal is shown in Fig. 6a and b respectively. The carrier frequency in Fig. 6a (illustration purpose only) is much smaller than the actual carrier frequency in the experiment as it is very difficult to show the 10 kHz carrier signal for one period of the 50 Hz modulating signal.
When the top switch in a leg is ON and the bottom switch is OFF, the bottom switch blocks the full V IN voltage. Once the top switch turns OFF, the bottom switch is still OFF due to the dead-time, the top and bottom switch will each have a blocking voltage of about V IN /2. After the deadtime, the bottom switch will then turn ON and at this time, the top switch stays OFF therefore, the top switch will be blocking the full V IN voltage. The V DS of each device swing between 0 to V IN /2 and V IN /2 to V IN .
Parameter monitoring setup
The circuit schematics for measuring V TH and I GSS are shown in Fig. 7a and b respectively. The V TH was defined as the gate-source voltage at which the ammeter measuring drain current (I D ) read 5 mA when V DS = V GS . The I GSS was measured at V GS = 20 V. For measuring I D and I GSS , Keithley 6485 Picoammeter and 2635A System Sourcemeter, capable of measuring dc current as small as 1 pA, were used respectively.
Experimental results and discussion
HTGB test
Some results for the HTGB static tests from our previous work (see [8] for more information) on SiC MOSFET reliability of the previous generation CREE devices are included here in Fig. 8 . The summary of the test results is included in Table 1 .
Results for positive gate-bias stress (Fig. 8) show that V TH had a positive shift as the stress duration increased. The main point to be noted here is the huge V TH instability when subjected to HTGB stress.
High temperature pulsed-gate switching testing
The devices were subjected to total stress duration of 1000 h of bias stress and the V TH and I GSS were measured at regular intervals. The behaviour of V TH and I GSS with respect to stress duration is plotted in Fig. 9a and b respectively for the test conditions mentioned in Table 2 .
In Fig. 9a , it can be seen that V TH mainly increases as the duration of stress increases. Initially, the change in V TH is apparent but afterwards as the stress accumulates, V TH seems quite stable with very small change in later values as compared to HTGB results where large V TH instability was seen. The E distribution simulations clearly indicate that applying V DS and positive V GS bias in fact results in a smaller electric field in the oxide than for the case of positive V GS bias alone (see Fig. 2b and d) . Whereas on the other hand, the simulations clearly indicate that applying V DS and negative V GS bias in fact results in a higher electric field in the oxide than for the case of negative V GS bias alone (see Fig. 2c and e). When positive gate source voltage (V GS ) bias is applied to turn ON the device by forming a channel, the electrons get attracted to the positive gate potential i.e. the SiC/SiO 2 interface where a small concentration will get injected into the oxide. As mentioned earlier, the SiC/SiO 2 interface contains traps which are created during the oxidation process. When the electrons move through the oxide layer due to the electric field produced due to V GS and V DS , a proportion of them get trapped in the interface traps which then leads to negatively charged centres. In order to overcome the additional negative charge due to the trapped negative charge, a larger potential difference i.e. V TH will be required to turn ON the device [7] . The results in Fig. 9a (also in Fig. 8 ) clearly demonstrate that this physical phenomenon is taking place inside the devices. And the opposite can be said for the negative gate-bias stress since the electrons move out of the traps and hence a lower V TH potential would be required to turn ON the device. Moreover, another reason of the net positive shift in V TH seen for pulsed-gate bias stress could be due to the modulation index of 0.65 which meant the devices were ON (positive bias at + 20 V) for 65% and OFF (negative bias at − 5 V) for 35% of the total stress duration. It would also be interesting to see the V TH evolution if the modulation index is less than 0.5. Fig. 9b shows the I GSS behaviour when subjected to the pulsed-gate stress. It increases slightly in the beginning but towards the end of the stress duration, it seems quite stable. However, no big changes in the I GSS were observed. Due to the nature of the measurement (I GSS ), an average value was taken since the measurement is too small and is prone to sensitivity hence the readings fluctuated a lot. Every possible effort was made to have as accurate measurement as possible for I GSS .
Conclusion
Pulsed-gate switching bias tests were performed on the latest generation CREE SiC MOSFETs in order to characterise its gate oxide reliability. In order to do that, DUTs were subjected to pulsed-gate bias and drainsource bias stress. The parameters named V TH and I GSS were monitored at regular intervals and the changes in these parameters were recorded. The test setup was designed to subject the DUTs to more realistic power electronic operating conditions. The results have shown that the change in V TH for pulsed-gate bias stress is much smaller than for HTGB with positive bias. The reason for this is clearly the smaller electric field due to V DS bias as shown in simulations. 
